

FIG. 1




FIG. 2




FIG. 3






FIG. 4

Inst	PC(7:0)	Inst Length	Offsets	Next PC	Loop Top	Loop Bottom	Loop Count	Loop Buffer	Comment
400	Lsetup	00110100	32-bit	2/16	00111000	00111000	01010100	Pending	Loopsetup
401	I1	00111000	16-bit	-	00111010	Match	-	20	write I1
402	I2	00111010	16-bit	-	00111100	-	-	20	write I2
403	I3	00111100	16-bit	-	00111110	-	-	20	write I3
404	I4	00111110	16-bit	-	01000000	-	-	20	write I4
405	I5	01000000	16-bit	-	01000010	-	-	20	write I5
406	I6	01000010	32-bit	-	01000100	-	-	20	write I6
407	I7	01000100	32-bit	-	01001100	-	-	20	write I7
408	I8	01001100	64-bit	-	01010100	-	-	20	write I8
409	I9	01010100	16-bit	-	01010110	-	Match	20	write I9 set Vtop read I1
410	I1	00111000	16-bit	-	00111010	Match	-	19	read I2 Fetch I9
411	I2	00111010	16-bit	-	00111100	-	-	19	read I3


**FIG. 5**




**FIG. 6**




**FIG. 7**




*FIG. 8A*



*FIG. 8B*



*FIG. 8C*



*FIG. 8D*

Pipe/Cycle	DEC	AC1	AC2	AC3	LS1	LS2	LS3	UC1	LT(0)/LB(0)	TLC/LC(0)	LT(1)/LB(1)	TLC/LC(1)	
<u>701</u>	1	I1							PC+2, PC+6	2,2			
<u>702</u>	2	I2	I1	Loop0					PC+2, PC+6	1,2			
<u>703</u>	3	I1	I2	I1	Loop0				PC+2, PC+6	1,2			
<u>704</u>	4	I2	I1	I2	I1	Loop0			PC+2, PC+6	0,2			
<u>705</u>	5	Loop1	I2	I1	I2	I1	Loop0		PC+2, PC+6	0,2			
<u>706</u>	6	I4	Loop1	I2	I1	I2	I1	Loop0	PC+2, PC+6	0,2	PC+2, PC+2	0,0	
<u>707</u>	7	I5	I4	Loop1	I2	I1	I2	I1	Loop0	PC+2, PC+6	0,2	PC+2, PC+2	0,0
<u>708</u>	8	Loop2	I5	I4	Loop1	I2	I1	I2	I1	PC+2, PC+6	0,2	PC+2, PC+2	0,0
<u>709</u> Interrupt	16	Loop	I5	I4	Loop1	I2	I1	I2	PC+2, PC+6	0,2	PC+2, PC+2	0,0	
<u>710</u>	10	-	-	-	-	-	-	-	PC+2, PC+6	2,2	-	-	

**FIG. 9**